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Intrinsic evolution can speed-up the search for a solution 
circuit by a few orders of magnitude compared to evolution 
in software simulations, specifically if one simulates large, 
complex analog circuits, and if the circuit response is rapid. 
5 Moreover, since the software simulation relies on models of 
physical hardware with limited accuracy, a solution evolved 
in software may behave differently when downloaded in 
programmable hardware; such mismatches are avoided 
when evolution takes place directly in hardware. Further, 
i o  unlike software evaluation where more complex circuitry 
and more accurate modeling takes longer to evaluate, hard- 
ware evolution scales well with both size of the circuits and 
model accuracy, thus providing less significant increases in 
evaluation time. 
Although reconfigurable devices exist, they have a limited 
range of possible applications. On-chip evolution was dem- 
onstrated by A. Thompson, in Silicon Evolution, in Proceed- 
ings of Genetic Programming 1996 (GP96), MIT Press, 
herein incorporated by reference in its entirety, using a Field 
20 Programmable Gate Array or FPGA as a programmable 
digital device, and a Genetic Algorithm or GA as the 
evolutionary mechanism. 
Such a technique using gate arrays, however, is not 
practical for analog circuit evolution. Logical gates are not 
25 good elementary building blocks for analog circuits as they 
are designed optimized for logicalibinary behaviors. For 
example, transistor interconnections that are designed to 
facilitate digital logic signals and flows do not necessarily 
provide good analog response and signal flow. The usage of 
30 the gate array for evolution can result in exploitation by 
evolution, of parasitic and unintended signal paths and 
functioning modes for the components. As a result, circuits 
may evolve in one region of a chip that can not be replicated 
in other parts, or on other chips, although the same genetic 
Moreover, conventional on chip evolution has not pro- 
vided sufficient granularity for practical applications. While 
several levels of granularity are in use, the most common 
digital devices are configurable at the gate-level. In the 
40 analog programmable devices, such as in Field Program- 
mable Analog Arrays or FPAAs, the reconfigurable active 
elements are Operational Amplifiers, which have only very 
coarse granularity and little functionality with good preci- 
sion, thus having only a limited range of possible applica- 
Analog circuit design has been lost as a technique for 
computing because analog circuits were not easily program- 
mable, and required precise components with no drifts. If the 
evolutionary mechanism and process proves sufficiently 
50 powerful for evolving complex analog circuits, then its 
combination with reconfigurable analog devices potentially 
will be able to capture the benefits of analog in new 
applications. As such, the potential of analog processing is 
much greater than what is able to be exploited today. 
Analog circuitry has advantages in cost, size and power 
consumption (as compared to digital circuitry) and can 
directly process signals that are continual in time and 
amplitude. Even a single transistor has many functions such 
as generation of square, square-root, exponential and loga- 
60 rithmic functions, voltage-controlled current sources; analog 
multiplication of voltages, and short term and long term 
analog storage. As such, the basic combinations of transis- 
tors offer a rich repertoire of linear and nonlinear operators 
available for local and collective analog processing. Using 
65 evolution, the benefits of analog processing can be 
exploited, while its disadvantages reduced or even elimi- 
nated. 
15 
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EVOLUTIONARY TECHNIQUE FOR 
AUTOMATED SYNTHESIS OF ELECTRONIC 
CIRCUITS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation-in-part of U.S. patent 
application Ser. No. 091395,235 filed Sep. 13, 1999 now 
U.S. Pat. No. 6,728,666 by Adrian Stoica et al. entitled 
“EVOLUTIONARY TECHNIQUE FOR AUTOMATED 
SYNTHESIS OF ELECTRONIC CIRCUITS’ and assigned 
to the assignee of the present application. 
BACKGROUND 
Evolvable Hardware or EHW is reconfigurable hardware 
that self-configures under the control of an evolutionary 
algorithm. In evolutionary electronics, the search for an 
electronic circuit reconfiguration can be made in software 
and the final solution downloaded or become a blueprint for 
hardware, which is referred to as extrinsic evolution. Alter- 
natively, evolution can be performed directly in hardware, 
referred to as intrinsic evolution. With intrinsic evolution, 
solutions may be evolved directly on a chip. 
The main steps of evolutionary synthesis are illustrated in 
FIG. 1. First, a population of chromosomes is randomly 
generated. The chromosomes are converted into circuit 
models for extrinsic EHW, or control bit strings downloaded 
to programmable hardware intrinsic EHW. Circuit responses 
are compared against specifications of a target response, and 
individuals are ranked based on how close they come to 
satisfying it. In preparation for a new iteration loop, a new 
population of individuals is generated from the pool of best 
individuals in the previous generation, some of these indi- 
viduals are taken as they were and some are modified by 
genetic operators such as chromosome crossover and muta- 
tion. This process is repeated for many generations, and 
results in increasingly better individuals. Such a process is 
usually stopped after a number of generations, or when the 
closeness to the target response has reached a sufficient 
degree. One of several solutions may be found among the 
individuals of the last generation. 
A variety of circuits have been synthesized through 
extrinsic evolutionary means. For example, Koza et al., in 
U.S. Pat. No. 5,867,397, issued on Feb. 2, 1999, entitled 
METHOD AND APPARATUS FOR AUTOMATED 
DESIGN OF COMPLEX STRUCTURES USING 
GENETIC PROGRAMMING, herein incorporated by ref- 
erence in its entirety, used Genetic Programming (GP) to 
grow an “embryonic” circuit to a circuit that satisfies desired 
requirements. This approach was used for evolving a variety 
of circuits, including filters and computational circuits. An 
alternative encoding technique using a linear representation, 
which has the advantage of reduced computational load, has 
been used in for automated filter design. 
With these extrinsic approaches, though, evolutions of 
analog circuits were performed in simulations, without 
concern of a physical implementation, but rather, as a 
proof-of-concept that evolution can lead to designs that 
compete or even exceed the performance of human designs. 
Although in principle, one can test their validity in circuits 
built from discrete components, or in an ASIC, no analog 
programmable devices exist that would support the imple- 
mentation of the resulting design. Thus, these approaches do 
not provide a practical solution to intrinsic evolution. 
US 7,072,814 B1 
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Also, it has been recognized by the inventors herein that 
evolutionary searches may perform significantly better with 
analog than with digital circuitry. A possible explanation lies 
in the fact that analog behaviors have relatively smoother 
spaces, which is better for the evolutionary search. Thus, 
new perspectives are possible: evolutionary searches offer- 
ing automatic programming; sufficiently precise equivalent 
components could be obtained if the programmable analog 
components offer controllably of their operating points; and 
drifts that can be compensated for by adjusting operating 
points or, if the drifts are too strong, by a new search for a 
different optimal circuit configuration and operating point. 
Moreover, analog computation on simple low-power circuits 
can boost emerging applications areas of “smart matter” and 
distributed high bandwidth adaptive sensing. 
Furthermore, a hardware implementation also offers a big 
advantage in evaluation time for a circuit; the time for 
evaluation is determined by the goal function. For example, 
considering an A/D converter operating at a 100 kHz sam- 
pling rate the electronic response of the A/D converter is 
available within 10 microseconds, compared to (an over- 
optimistic) 1 second on a fast computer running SPICE; this 
advantage increases with the complexity of the circuits. In 
this case, the lo5 speedup would allow evaluations of 
populations of millions of individuals in seconds instead of 
days. Moreover, the higher the frequency at which a circuit 
needs to function, the shorter is its evaluation time, making 
the design of very high frequency circuits an excellent 
candidate for intrinsic evolutionary design. 
In the above-described software modeling approaches, a 
particular type of model is selected to perform an evolu- 
tionary search of a population of circuits meeting predefined 
behavioral requirements. In an extrinsic simulation, soft- 
ware models simulate dynamic behavior of candidate cir- 
cuits. The response of each candidate circuit to a predeter- 
mined stimulus is compared against a desired response, and 
the difference is quantified as the fitness function. As a 
simple example, an analog circuit may be required that 
produces a gaussian-shaped output voltage in response to a 
ramped input voltage. A summation over time of the differ- 
ences between the desired output voltage and the actual 
output voltage of a candidate circuit may be used as the 
fitness function (or “score”) of the candidate circuit. The 
evolutionary process includes testing the response of each 
candidate circuit and ranking them by the resulting scores. 
The candidates having the best fitness functions or scores are 
retained for the next iteration while those with the worst 
scores are eliminated from subsequent iterations of the 
evolutionary process. 
In extrinsic or software modeling, the choice of software 
model determines the reproducability of the model in hard- 
ware. In either type of modeling, the choice is typically 
between a more robust model and a less robust model. In 
extrinsic modeling, the more robust software models are 
more complex but exhibit more realistic behavior that better 
follows real hardware behavior. In intrinsic modeling, the 
more robust models have more hardware switches (for 
example) so that more choices of circuit configurations are 
available. In either case, the choice of model determines the 
speed with which the simulation and search can occur and 
whether the simulation can converge to a solution within a 
practical time frame. In fact, there is a tradeoff between 
speed of convergence and hardware reproducability. For 
example, in software modeling, the more robust models are 
more faithful to real hardware behavior but require solution 
of a larger number of equations, which lengthens the time 
required for convergence and may prevent convergence. In 
4 
hardware modeling, the more robust models correspond to a 
larger search space, which typically lengthens the time of the 
search or convergence, and may prevent convergence within 
a practical time. 
One way around this problem is to use simpler models 
whose convergence is sure and rapid. For example, in 
software modeling, one could use a very simple software 
model of each circuit. There are many levels of SPICE 
models from which one may choose to perform a simulation 
10 and search, and a simpler or lower resolution model would 
correspond to a lower level of SPICE modeling (e.g., SPICE 
level 5 instead of level 7). This solution may better promote 
convergence when modeling a very complex system, such as 
an analog-to-digital converter, but the lower resolution mod- 
15 els typically cannot be relied upon to provide solutions or 
circuits that, when reproduced in hardware, exhibit the 
simulated behavior. A similar dilemma is present in hard- 
ware modeling. For example, one could employ reconfig- 
urable hardware in intrinsic modeling in which the number 
20 of switches is reduced (i.e., some switches are frozen in 
pre-defined states) to limit the number of choices or reduce 
the search space. However, such a limitation may exclude 
the candidate circuits that represent the only solutions to a 
particular search problem, or at least the best solutions. 
5 
25 
SUMMARY OF THE DISCLOSURE 
A method of evolving a circuit uses a heterogenous mix 
of models of both high and low levels of resolution. In one 
30 embodiment, every candidate solution is modeled with 
many or all models corresponding to many or all possible 
levels of resolutions. For each candidate circuit, the fitness 
functions or the various models of that circuit are combined 
in evaluating the candidate circuit. 
In another embodiment, each candidate circuit is modeled 
with a single model, different candidates being assigned 
models of different resolution levels. With each iteration of 
the simulation, each candidate circuit is assigned a different 
resolution level model, so that after a number of iterations, 
40 each candidate circuit has been modeled with all levels of 
resolution. Alternatively, the reassignment to different reso- 
lution level models is performed randomly so that not all 
candidate circuits are assigned to a different resolution level 
model at each iteration of the simulation. 
35 
45 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a simplified functional block diagram of 
evolutionary processes. 
FIG. 2 is a preferred embodiment of a circuit in accor- 
dance with the present invention. 
FIG. 3 illustrates several additional circuits obtained by 
evolution showing less than ideal but possibly useful circuit 
responses. 
FIG. 4 represents the annealing type process used in some 
embodiments employing gradual switch states to provide 
evolution by morphing switch states. 
FIG. 5 shows parameter used for specification of a fitness 
FIGS. 6A and 6B illustrate one technique of the prior art. 
FIGS. 7A and 7B illustrate another technique of the prior 
FIG. 8 illustrates a first embodiment of the present inven- 
FIG. 9 illustrates a second embodiment of the present 
50 
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FIG. 10 illustrates a third embodiment of the present such a configuration, virtual higher-level building blocks 
invention. can be implemented by imposing programming constraints. 
FIG. 11 illustrates a process of reassigning resolution An example would be forcing groups of elementary cells to 
levels among candidate circuits in successive iterations in act as a whole, such as by freezing certain parts of the switch 
the embodiment of FIG. 10. 5 configuration bit string to provide digital gates or basic 
FIG. 12 illustrates a fourth embodiment of the invention. analog circuits. 
FIG. 13 illustrates a process of reassigning resolution Thus, the PTA may Provide versatile functional cells to 
levels among candidate circuits in successive iterations in Provide a higher level of functionality. More specifically, for 
the embodiment of FIG. 12. example, certain parts of the switch configuration bit string 
FIG, 14 illustrates a method of the invention for elimi- i o  could be frozen to provide interconnections between the 
nating successful competing solutions obtained in different N-tYPe transistors to form a virtual NAND gate. Ideally, the 
resolution levels. virtual blocks for evolution should be automatically defined 
FIG, 15 illustrates a process carried out in the embodi- clustered during evolution. This concept is analogous to the 
ment of FIG. 8. Automatically Defined Functions predicted and observed in 
FIG. 16 illustrates a process carried out in the embodi- l5 software 
ment of FIG. 10. As such, granularity selection allows for mixed granular- 
ity solutions. Higher level functionality may be combined 
with elemental functionality within modules on the same 
chip to allow evolved circuit designs not obtainable with 
20 only higher level cells. Also, such granularity selection 
allows for hybrid digitalianalog solutions not readily obtain- 
able in current arrays. 
Subject Matter of the Parent Application: FIG. 2 illustrates a PTA module 100 having 8 transistors 
The above-referenced parent application concerns a cir- and 24 programmable switches, The transistors p1-p4 are 
cuit adapted for use in intrinsic evolution including a pro- 25 PMOS and ~ 5 5 ~ 8  are NMOS, The plurality of transistors 
gramable transistor array Or PTA, which is Programmable Pl-NS are coupled between a power source terminal 10 and 
at the transistor level. In this circuit, transistors form a a power sink terminal 20 in a topo~ogy capable of admitting 
Plurality of modules, which may be interconnected to other power between the power source terminal 10 and the power 
modules, Or to other transistors of the PTA, to Provide sink terminal 20. In FIG. 2, the plurality of transistors 
further functionality. The subject matter of the above-refer- 30 p1-N8 are coupled via reconfigurable switches ~ 1 ~ ~ 2 4  so 
enced parent application is described below with reference that every transistor terminal to transistor terminal intercon- 
to FIGS. 2-5. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS OF THE PRESENT 
INVENTION 
nection is via a reconfigurable switch. 
Turning to FIG. 2, the PTA module 100 is an array of Although a reconfigurable switch may be provided 
transistors interconnected by programmable switches. These between every terminal to terminal interconnection, it is 
switches provided transistor terminal to transistor terminal, 35 possible to provide a hard connection between certain tran- 
or transistor terminal to power terminal connections. The sistor terminals, such as a hard bias connection, or a gate to 
status of the switches (on  Or o@ determines a circuit gate connection. Although such hard connections will limit 
toPoloW and consequently a specific response. Thus, the evolutionary circuit possibilities, such a connection may be 
toPoloW can be considered as a function of switch states, desirable, for example, when evolution will be employed to 
and can be represented by a binary sequence, such as a 40 evolve a specific family of circuits employing recurrent, 
~hi-~mosome Pattern of “1011 . . . ”, where by convention, frequent, or common connection types, or in other circum- 
one can assign 1 to a switch turned On and 0 to a switch stances. 
turned off. Programming the switches On and Off deter- Thus, with the preferred embodiment, the PTA has at least 
~hi-~mosome pattern for selectively controlling the coupling 45 tor terminal to transistor terminal connection is via a recon- 
of the interconnections of the transistor array. figurable switch. Further, in such an embodiment, at least 
The PTA allows programming of both analog and digital one of the transistors within the region has every terminal 
circuits by intrinsic evolution. CMOS field effect transistors connected via a reconfigurable switch to other terminals of 
are used as the elemental building blocks, although other other transistor(s) within the region. 
mines a circuit and provides a means responsive to a one contiguous region within the array where every transis- 
embodiments may employ other type devices, such as bipo- 50 
lar devices, single electron devices, quantum dot devices, 
resonant tunneling devices, optically coupled devices, or 
The arrangement of reconfigurable switches SlGS24 is 
such that a permutation of switch states provides a majority 
of meaningful circuit connections of transistors Pl-NS for a 
other similar devices, as elemental building blocks. CMOS selected transistor arrangement, but so that there are less 
transistors allow evolution to take advantage of inherent than the total number of possible transistor terminal con- 
resistance and capacitance functions, as well as analog and 55 nections. Thus, the transistors P1-N8 and the switches 
digital transistor operation. Sl-S24 are arranged so that module 100 provides an exten- 
As all integrated circuits ultimately rely on functions sive number of functional circuits for the permutation of 
implemented with transistors, the PTA of the preferred switch SlGS24 states. 
embodiment provides a versatile platform for synthesis of One means to accomplish this is to arrange the transistors 
analog, digital, or even mixed-signal circuits using the same 60 Pl-NS in layers between the power source terminal 10 and 
transistors. It also provides a more suitable platform for the power sink terminal 20. The interconnections of termi- 
synthesis of analog circuitry than other reconfigurable nals of the transistors Pl-NS, including transistor to power 
devices and allows transferrable analog circuits to be terminal coupling, transistor to transistor coupling, and 
evolved directly on the chip. transistor self coupling generally allow non-conflicting cur- 
The optimal choice of elementary block type and granu- 65 rent flow paths. In general, terminals should be coupled to 
larity is task dependent. Reconfigurable modules 100 are facilitate current flow. In other words, a terminal that typi- 
based on elements of the lowest level of granularity. With cally provides current should be coupled to at least one that 
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typically receives current. For example, a drain terminal of 
a P-type transistor typically is coupled via a reconfigurable 
switch to the source terminal of another P-type transistor, 
such as S2 or S5, or to a drain terminal of an N-type, such 
as S3, S11, or S15. Likewise, the drain of a P-type transistor 
typically is coupled via switch to the drain of an N-type, 
such as S10, S11, S14, or S15. As such, transistor P1, P3, 
N5, and N7, along with transistors P2, P4, N6, and N8, 
provide current flow paths between the power source ter- 
minal 10 and the power sink terminal 20. 
Additional terminal interconnections may be used to 
provide additional meaningful terminal to terminal connec- 
tivity and functionality (for example, transistor bypass 
switches, such as by S3, S7, S11, S12, S15, S20, or S22). 
Also, one or more transistor bias switches, ones connected 
from the gate to the drain of a transistor, such as by S4, S13, 
S16, or S23, can be provided to provide addition connec- 
tivity. 
Moreover, like terminals of different transistors may also 
be coupled to provide addition meaningful connectivity. For 
example, one or more of the gate terminals of transistors 
may be connected together, such as by S1, S9, S17, or S24, 
or one or more of source or drain terminals may be con- 
nected together, such as by S8 or S18. It also is possible to 
provide additional meaningful connections by providing 
terminal connections between transistor terminals not oth- 
erwise directly coupled, such as by S6. The amount and type 
of interconnections allow evolution to explore and utilize a 
variety of basic analog andor digital circuits, of various 
granularities such as, for example, current mirror, differen- 
tial current pair, amplifier, multi-input NAND gate, multi- 
input XOR gate, inverter, and more, which may be formed 
through appropriate switch activation, to arrive at a solution. 
The types of interconnections represented in FIG. 2 by 
switches Sl-S24, may be used to provide the responsive 
means. Not all of the switches are necessary. Additionally, 
other connections not shown may be used. For example, an 
additional switch may be connected from the drain of P3 to 
the drain of N8, or across the source and drain of P4. On the 
other hand, in embodiments where switch state is controlled 
by serially shifting to each switch to download each bit of 
the chromosome string, more switch couplings will take 
more time to program and not necessarily provide additional 
benefits. Alternatively, some of the transistor bypass 
switches, such as S12, S15, and S22 may be omitted to 
facilitate cascading of additional modules. 
Furthermore, it is not necessary to provide a module 
having eight transistors. The number of transistors may be 
greater or less than eight. The optimal number and arrange- 
ment is task dependent. Eight transistors of complimentary 
conduction types, such as N-type and P-type, is expected to 
provide a universal application for an evolvable analog 
circuit. Likewise, pairing the transistors Pl-P2, P3-P4, 
N5-N6, and N7-N8 within the module, as shown in FIG. 2, 
is not necessary in all embodiments of the present invention. 
Pairing of the transistors, however, is expected to provide a 
universal application for an evolvable analog circuit. 
Similarly, arranging the transistors in a particular number 
of layers within the module, such as for example the four 
layers formed by the transistor pairs PlGP2, P3-P4, N5-N6, 
and N7-N8, as shown in FIG. 2, is not necessary. Some may 
have six, eight, or more layers. Fewer layers also is possible 
(e.g. three or two or possibly a single layer). Providing about 
four layers of the transistors, however, is expected to provide 
a universal application for an evolvable analog circuit. The 
layered structure is patterned after some common designs of 
8 
analog and digital structures. Other structures may be tai- 
lored for a specific application. 
In cases, the terminal interconnections are provided to 
facilitate power flow from power source 10 to power sink 
5 20, along with left to right lateral andor laterally and 
downward connection. Such interconnection strategy, with a 
module output at, for example, P4 andor N6, andor others, 
allows for cascading signal flow to additional modules, 
which may be added if desired to provide further evolution- 
i o  ary solutions. Further, feedback type interconnections are 
also possible in some embodiments, within a module, or 
more preferably between modules. 
In FIG. 2, only four layers of pairs of transistors, two 
PMOS and two NMOS, were chosen for simplicity. The PTA 
15 architecture allows the implementation of bigger circuits by 
cascading PTA modules. Some versions may have each chip 
implementing one PTA module, or many modules may be 
present on each chip. To offer sufficient flexibility the 
module of this embodiment has all transistors terminals, 
20 except those connected to power and ground, connected via 
switches to expansion terminals, not shown, to allow swit- 
chable coupling of input and output signals to modules and 
to allow interconnection between modules to facilitate evo- 
lution. 
25 Various module interconnections are possible. For 
example, some may have modules coupled so that a module 
is connected to adjacent modules, such as in north, south, 
east, and west to form a neighborhood, and have additional 
connectivity with one or more modules from a different 
30 neighborhood, such as jumping over a set of modules, for 
example jumping one to four modules, to a different neigh- 
borhood. It is possible to have one to four interconnections 
locally while having less extending to modules in other 
neighborhoods. 
One implementation for evolvable analog circuits has 
higher density of module to module interconnections in a 
center portion of a layout and a lower density of intercon- 
nections at the periphery. This is because, in some situations, 
too many module to module interconnections could com- 
40 plicate evolution and be detrimental to stabilization. In other 
situations, more interconnections may be necessary to pro- 
vide a more complicated solution. As this may not be 
established before array layout and fabrication, a non- 
homogeneous layout is expected to provide more flexibility 
Because it is not always known beforehand how many 
modules are needed to evolve a solution, it may be possible 
to use many internal test points on the PTA as possible 
outputs for evaluation of the distance of the response from 
50 the target response. This may be implemented using indi- 
viduals in the same population with different sizes (chro- 
mosome length), or simply parallel evaluation of the routed 
outputs of many circuits. A part of the genetic code could 
indicate where the output is to be probed. 
55 In some cases, the programmable or reconfigurable 
switches SlGS24 are implemented with transistors, such as 
a pair of NMOS-PMOS back to back transistors acting as a 
simple T-gate switch. In these embodiments, the transistor 
T-gate switches are selected: to pass analog signals; to have 
60 the resistance of each switch is variable between low (ap- 
proximately tens or hundreds of ohms) and high (in excess 
of tens and hundreds of Mohms and above); and to prefer- 
ably provide an intermediate resistance (although its linear- 
ity is not necessarily important in these embodiments). In 
65 practice, the switches are non-ideal in that they have a big, 
but finite, resistance in the OFF state (approximately Mohms 
or Gohms) and a non-zero resistancehmpedance in the ON 
35 
45 when for evolutionary purposes. 
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state (approximately tens of Ohms). This feature can facili- fixed at all times. Thus, evolution using gradual switch 
tate evolution. While the effects of non-ideal switches may values provided as much as an order of magnitude faster 
be negligible in a first approximation for many digital solution. 
circuits, such effects may fundamentally affect analog pro- Many solutions observed while running through this 
grammable circuits. 5 “freezing” process were acceptable solutions with switches 
generating the function. Some versions may allow the possible by human designers, evolution with non ideal annealing process to continue until the switch states are components can lead to circuits that are unusual from the frozen or polarized to their full high and low impedance 
perspective of typical design practice. For example, synthe- 10 states. This provides more robust solutions, ones that are not 
sis of a DC circuit with a Gaussian response was performed as sensitive to thermal changes of transistors, or to other 
Turning to FIG, 3, besides leading to designs that are Partly Open, in effect with transistors taking Part in 
in hardware in four separate The four chips were 
programmed in parallel with bit-string configurations cor- 
transistor dependent variations, In other versions, the 
switches may not be completely polarized. In such cases, the 
responding to four individuals of a population of 1000; then, annealing process may be shorted, or not used at all, to 
the next four were Programmed, and SO on Until all 1000 in 15 provide solutions having switch states not completely polar- 
one generation were tested. Evolution led to “Gaussian” ized to their full high and low impedance states, Such 
circuit solutions within 2 6 3 0  generations. solutions may be more desirable in certain instances, such 
In this example, the genetic algorithm parameters in one as, for example, where design speed, resources, functional- 
ofthe runs are as follows: Population: 1000; Chromosome ity, or other constraints make such solutions desirable. 
size: 24 bits (1 PTA); 52-88 bits (~PTAs, variable depending 20 In situations where design speed is an important factor, it 
on interconnection schemes); Evaluation samples: 30; Muta- is possible to provide a fitness function which includes 
tion rate: 4%; cross Over rate: 70%; Tournament Selection: fitness gradient information to characterize the likelihood of 
20 individuals; Elit Strategy: 9% population size (88 indi- success of individuals during the morphing process. AS such, 
viduals); Fitness Function: Square root Mean Error; Fitness individuals not showing sufficient improvement in fitness 
[indiv.]=target xi)’-indiv(xi)’}. 25 during the morphing process could be abandoned to expedite 
so~utions for a ~~~~~i~~ curve provided by modules 1-4, Gradual switches allow variable control over the resis- 
The mutations in the genetic code of the solutions obtained tance Of the switches so Provide a 
by evolution, depicted vertically as c~omosomes ~ 4 ~ ~ 1  controlling transistor coupling. The gradual switch may be 
that correspond to switches ~ 2 4 ~ ~ 1  of FIG, 2, may be 30 implemented with transistors, such as a pair of NMOS- 
compared with the human-designed solution ofthe Gaussian PMOS back to back tran?.istors acting as a simple T-gate 
circuit located to the right ofR24-R1, while those observed switch. The switches are selected as discussed above. In the 
mutants had 2-4 switches away ofthe Same solution humans implementation of one embodiment, the meaning of high or 
would design, it is expected this property can be exploited low is controlled by an A/D converter, either external or 
by evolution to ultimately provide quite different so~utions, 35 internal to the chip. In such an embodiment, a single bit of 
possibly better, than a human designer in other applications. the bit string may be represented by several bits to Provide 
Even if this is not the case, such mutants may increase the adjustment ofthe value of high and low. Thus, a single bit 
number of valid so~utions, thus easing the search for a used to qualitatively represent high or low is delivered to the 
solution. Moreover, it may provide alternate, or backup A/D converter, which in turn Provides a quantitative analog 
so~utions, that may be used in the event that an evolved 40 value of the higwlow states to control the annealing process. 
solution becomes invalid due to component faults or other TO Simplify device fabrication, the resistance value 
irregularity. assigned the switches to represent high and low may be 
Turning to FIG, 4, other versions may employ gray or controlled together to provide homogeneous control of high/ 
gradual switches as the reconfigurable switches s1-s24 of low values of the switches. It also is possible to provide 
FIG, to introduce an annealing effect to the evolutionary 45 heterogeneous control of the switch annealing process to 
as having a resistance LowiHigh (Low for ON state). The 
binary genetic code would thus specify ifthe switch is L~~ A fitness function which considers shape information by 
(e.g. a resistance related parameter) would change gradually 50 depicted in can improve search effi- 
FIG. 4. cations. Fitness functions, such as the one of FIG. 5 used to 
evolve a Gaussian response circuit, however, generally do Initially the temperature is high, and Low and High switch not have broad applicability. status have values close to each other, such as 2 Mohms for 55 
Low and 20 Mohms for High. Gradually, the temperature Subject Matter of the Present Application: 
goes down and the switch resistance polarizes to the 
extremes offor example 10’s of Ohms for LOW and 10’s of problems arising from limitation inherent in conventional 
Gohms for High. The number of generations was chosen to modeling techniques, briefly mentioned earlier in this 
ensure some quasi-static behavior. This is because the 60 specification, there is a trade-off between speed and resolu- 
response of the same best individuals from older generation tion in modeling circuits, particularly circuits embodying 
differed in the newer generation because the circuit had very large systems, men modeling a circuit, the 
different resistance for switches. typically must first choose the resolution level of the model. 
This evolution through a gradual morphing process For example, SPICE offers configurable circuit models of 
proved more efficient in simulation than searches in which 65 different resolution levels (e.g., SPICE level 5, SPICE level 
with the switches High or Low of extreme values, such as 7). High resolution is desired in a model because, for 
10’s of Ohms for Low and 10’s of Gohms for High, were example in extrinsic models embodied in software, the 
FIG. 3 shows four different hardware-evolved mutant the process. 
for 
process, Instead of ON/OFF, the switches were considered provide non-uniform, Or even Of the 
representing high and low. 
or High, but the numerical meaning of this qualitative code 
as a function ofa  temperature-like parameter as illustrated in 
using a weighted Of parameters x1-x7 as 
ciency Over a Euclidian type fitness function in Some aPPli- 
The purpose of the present invention is to 
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higher resolution models behave more like their hardware fitness functions fl through fN. A standard evolution process 
counterparts and are therefore more realistic. On the other 720 selects from among the best performing ones of the 
hand, such high resolution models are more complex and candidate circuits clGcN in a conventional manner. 
require solution of a larger number of simultaneous equa- The problem is that one must choose between two sets of 
tions, making convergence slower or of an indefinitely long 5 results, a high resolution model (FIGS. 6A and 6B) which 
duration if the circuit to be modeled is a highly complex may not have converged if the candidate circuits Cl-CN are 
system. Lower resolution models converge rapidly and too complex, and a low resolution model (FIGS. 7Aand 7B) 
reliably, but suffer from unrealistic behavior compared to whose results may not provide any hardware-reproducible 
their hardware counterparts, which limits their utility. circuits due to oversimplification of the model. 
A first embodiment of the present invention is illustrated 
differ is in the modeling of the switches S1, S2, S3, etc., of in FIG. 8. Each one of the candidate circuit C1 through CN 
the configurable circuit of FIG. 2. In a low resolution model, is modeled by both a high resolution model and a low 
each switch can be modeled as a simple ONiOFF device resolution model in a simulator 800. Thus, for the N can- 
having a very low resistance (e.g., 1 Ohm) in the ON state didate circuits C1 through CN, there are N pairs of models 
and a very high resistance (e.g., 1 Giga Ohm) in the OFF 15 M1, m l  through MN, 11111. There are N high resolution 
state. In a high resolution model, each switch is modeled as models M and N low resolution models m. The pair of 
it is actually implemented, namely as a pair of parallel highilow resolution models (e.g., M2 and m2) representing 
complementary MOSFETS using, for example, standard a particular candidate circuit (e.g., C2) produce a pair of 
SPICE models for the PMOS and NMOS FET’s. This latter fitness functions (e.g., F2 and f2). Acombiner 805 combines 
model is more complex but exhibits a simulated behavior 20 each pair of fitness functions to produce a combined score 
that more closely resembles the behavior of the actual for the corresponding candidate circuit. For example, the 
switch. combiner 805 may compute the average of the two fitness 
The lower level resolution models often fail to provide functions as the combined fitness function or score. The 
realistic behavior for any one of a number of reasons. In combined score for each candidate circuit is provided to an 
some cases they may be incomplete. For example, they may 25 evolution process 810 that controls the simulator 800 in a 
lack information about device fabrication, or they may leave conventional manner. The average may be a weighted aver- 
out certain circuit details. One example of this is modeling age in which, for example, the fitness function of a higher 
of the CMOS switches used in the configurable circuit of resolution model is given more (or less) weight than that of 
FIG. 2 as simple binary devices. Another reason for failure a lower resolution model. Alternatively, the average may be 
is lack of information about initial conditions in the hard- 30 unweighted. 
ware, such as temperature, radiation and other operating Referring to FIG. 9, each one of the candidate circuit C1 
conditions. Also, certain components may undergo slow through CN is modeled by a high resolution model, a low 
charging over time that the model fails to take into account. resolution model and a lowest resolution model in a simu- 
The basic problem is that in evolving a complex system lator 900. Thus, for the N candidate circuits C1 through CN, 
or circuit, the high resolution models correspond to realistic 35 there are N triplets of models M1, ml ,  p l  through MN, 11111, 
solutions but may not be able to converge during simulation, pn. There are N high resolution models M, N low resolution 
while lower resolution models can readily converge but do models m and N lowest resolution models p. The triplet of 
not provide realistic simulation of actual hardware. highilow resolution models (e.g., M2, m2, p2) representing 
Referring to FIGS. 6A and 6B, a set of candidate circuits a particular candidate circuit (e.g., C2) produces a triplet of 
C1 through CN (representing, for example, different con- 40 fitness functions (e.g., F2, f2, F2).Acombiner 905 combines 
figurations of the reconfigurable circuit of FIG. 2) is defined each triplet of fitness functions to produce a combined score 
by a set of “chromosomes” 605 that are fed to a high for the corresponding candidate circuit. For example, the 
resolution model 610 to produce N high resolution models combiner 905 may compute the average of the three fitness 
M1 through MN. A run time simulator 615 simulates the functions as the combined fitness function or score. The 
physical behavior of each of the models M1 through MN 45 combined score for each candidate circuit is provided to an 
(one at a time) in response to a predetermined stimulus (it is evolution process 910 that controls the simulator 900 in a 
possible, however, to run many separate simulations in conventional manner. Other versions of the foregoing 
parallel). The run time simulator 615 compares the response embodiment may employ more than three levels of resolu- 
of each model to a desired response and produces a fitness tion for each candidate circuit. 
function (representing this comparison) for each model, 50 Referring now to FIG. 10, great computational savings 
namely the fitness functions F1 through FN. A standard may be realized by employing only one model for each 
evolution process 620 selects from among the best perform- candidate circuit during any single iteration of the evolution 
ing ones of the candidate circuits C1-CN in a conventional process. With each iteration of the evolution process, a 
manner. different resolution level model is assigned to each (or at 
Referring to FIGS. 7A and 7B, a set of candidate circuits 55 least many) of the candidate circuits. As a result, after a 
c l  through cN is defined by the set of “chromosomes” 605 number of iterations, each candidate circuit has been mod- 
One example of how high and low resolution models can i o  
that are fed to a low resolution model 710 to produce N low 
resolution models m l  through mN. The candidate circuits c l  
through cN in some cases may differ somewhat from the 
candidate circuits C1 through CN of FIGS. 6A and 6B in 
order to be compatible with the low resolution model 710. 
A run time simulator 715 simulates the physical behavior of 
each of the models m l  through mN (one at a time) in 
response to a predetermined stimulus. The run time simu- 
lator 715 compares the response of each model m l  through 
mN to a desired response and produces a fitness function 
eled with all levels of resolution. Such assignments may be 
carried out in a random fashion. In the evolution process 
iteration of FIG. 10, the simulator 1010 is given one model 
60 for each candidate circuit, different candidate circuits being 
modelled with a model of a different resolution level. Thus, 
the first two candidate circuits C1 and C2 are modelled with 
a high resolution model (Ml, M2 respectively) while the 
third candidate circuit C3 is modeled with a low resolution 
65 model (m3). The simulator 1010 produces a fitness function 
from each model (Fl, F2, f3, etc.) which is provided to a 
(representing this comparison) for each model, namely the conventional evolution process 1015. 
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FIG. 11 shows one possible pattern of assignments of the 
candidate circuits among the models of different resolution 
levels over three successive iterations of the evolution 
process. In the example of FIG. 11, the candidate circuit C3 
is eliminated after the first iteration (presumably because of 
a poor score or fitness function), and another candidate 
circuit CN+1 is substituted instead. In the example of FIG. 
11, not all of the assignments of candidate circuits to 
different resolution models are changed each iteration. How- 
ever, a sufficient fraction of them is changed so that after 
only several iterations, all of the candidate circuits still 
surviving have been modeled with all resolution models. By 
not introducing all possible candidate circuit in the initial 
iteration and distributing the introduction of the candidate 
circuits over time while various ones are eliminated, the 
search space is reduced and the evolution process is expe- 
dited. 
FIG. 12 illustrates the concept of FIG. 10, but carried out 
with models of three different resolution levels instead of 
only two. FIG. 13, like FIG. 11, illustrates the pattern of 
changing resolution level assignments for the various can- 
didate circuits over two iterations of the simulator. More 
than two or three resolution levels may be employed in this 
manner. 
The assignment of a particular candidate circuit to a 
model of a particular resolution level preferably, but not 
necessarily, is performed randomly so that the different 
resolution levels are distributed among all candidate circuit. 
Likewise, the transition at the end of each iteration of 
various candidate circuits to models of different resolution 
levels preferably, but not necessarily, is carried out in a 
random manner. Such random processes may be carried out 
in accordance with instructions furnished to the evolution 
process. 
Typically, the evolution process can identify more than 
one candidate circuit that has a superior fitness function or 
score, at least when evaluated under one model of a par- 
ticular resolution level. One feature of the present invention 
is to eliminate many of such candidate circuits by retaining 
only those candidate circuit exhibiting superior fitness func- 
tions or scores when evaluated under all models of different 
resolution levels. FIG. 14 illustrates this concept, in which 
the evolution process stores successful candidate circuits 
having successful scores when modeled with the high reso- 
lution model M in a list 1405, and stores successful candi- 
date circuits having successful scores when modeled with 
the low resolution model m in a list 1410. A match 1415 is 
found among the two lists, the match being satisfied only by 
the candidate circuit C4. In this example, C4 is the only 
survivor of all the candidate circuits. 
FIG. 15 illustrates one iteration of an evolution process 
for the embodiment of FIG. 8. First, the fitness functions of 
each model pair are combined pair-wise (block 1510). Then, 
the combined fitness functions are evaluated and ranked 
(block 1515). Finally, those candidate circuit having rela- 
tively inferior combined fitness functions are eliminated 
from consideration prior to the start of the next iteration 
(block 1520). 
FIG. 16 illustrates one iteration of an evolution process 
for the embodiment of FIG. 10. First, a set of all possible 
candidate circuits is selected (block 1610) and these are each 
individually assigned models of different resolution levels 
(block 1615). The simulator then runs the model of each 
selected candidate circuit and issues a score (block 1620), 
and those with inferior scores are eliminated (block 1625). 
Then, many or all of the selected candidate circuits are 
assigned to a model of a different resolution level (different 
14 
from that of the previous assignment) (block 1630). New 
candidate circuits may be introduced (block 1635). This 
completes one iteration, and unless or until a model with 
satisfactory scores at all resolution levels has been intro- 
5 duced (block 1640), the process returns to block 1620) to 
begin the next iteration. Once all candidate circuits have 
been introduced (block 1635), all results are compared, and 
only those candidate circuits having superior scores are 
retained (block 1650). 
While the preferred embodiments and methods of the 
present invention have been described in detail above, many 
changes to these embodiments and methods may be made 
without departing from the true scope and teachings of the 
present invention. The present invention, therefore, is lim- 
15 ited only as claimed below and the equivalents thereof. 
i o  
What is claimed is: 
1. A method of designing an electronic circuit from plural 
assigning each one of a plurality of configurable circuit 
models of different levels of model resolutions to 
different individual ones of at least a subset of said 
plural candidate circuits; 
producing plural simulation models for each one of at 
least said subset of said candidate circuits by config- 
uring each configurable model in accordance with the 
one candidate circuit, whereby to produce a plurality of 
simulation models corresponding to different levels of 
model resolutions; 
obtaining from each simulation model a fitness function 
of the corresponding candidate circuit; 
ranking said candidate circuits in accordance with said 
fitness functions; 
changing assignments of candidate circuits among said 
configurable circuit models; and 
repeating the steps of producing, obtaining and ranking, 
whereby to perform them in successive iterations. 
2. The method of claim 1 wherein said ranking step is 
followed by a step of eliminating candidate circuits corre- 
3. The method of claim 2 wherein said ranking step is 
followed by a step of adding another of said candidate 
circuits to said subset of candidate circuits. 
4. The method of claim 1 wherein the step of assigning is 
45 carried out by randomly assigning ones of said plural 
configurable models to ones of said plural candidate circuits. 
5. The method of claim 1 wherein the step of assigning is 
carried out so that each candidate circuit of said subset of 
candidate circuits is assigned to each of said configurable 
5o models of different resolution levels within a finite number 
of said iterations. 
6. The method of claim 1 wherein said ranking step 
includes comparing fitness functions of a candidate circuit 
obtained during respective ones of said iterations from 
7. The method of claim 6 wherein said ranking step 
includes retaining a candidate circuit whose fitness functions 
obtained with models of different resolution levels are 
superior. 
8. A method of designing an electronic circuit from plural 
candidate circuits, comprising: 
assigning every one of a plurality of configurable circuit 
models of different levels of model resolutions to each 
one of at least a subset of said plural candidate circuits; 
producing plural simulation models for each one of at 
least said subset of said candidate circuits by config- 
uring each configurable model in accordance with the 
candidate circuits, comprising: 
2o 
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4o sponding to inferior ranking. 
55 models of different resolutions. 
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one candidate circuit, whereby to produce a plurality of 
simulation models for each candidate circuit; 
obtaining from the plurality of simulation models of each 
14. The method of claim 13 wherein said average is a 
15, A method of designing an elecontroic circuit com- 
weighted average. 
circuit a Plurality fitness functions Of the prising modeling plural candidate circuits at different levels 
corresponding candidate circuit, and combining said 5 of resolution Over a plurality of iterations, 
plurality of fitness functions into a single fitness func- 
tion of the one candidate circuit; 
raking said circuits in accordance with their 
fitness functions. 
9, The method of claim 8 wherein said plural configurable 
models constitute three models corresponding to three dif- 
ferent levels of resolution. 
10. The method of claim 8 wherein said Plural config- 
urable models constitute two models corresponding to two 
different levels of resolution. 
11. The method of claim 8 wherein said ranking step is 
followed by a step of eliminating candidate circuits corre- 
sponding to inferior ranking. 
12. The method of claim 11 wherein said ranking step is 
followed by a step of adding another of said 
circuits to said subset of candidate circuits. 
13. The method of claim 8 wherein the step of combining 
said fitness functions comprises forming an average of said 
fitness functions. * * * * *  
16. The method of claim 15 wherein each candidate 
circuit is modeled a plurality of times using models corre- 
sponding to all levels of resolution, and wherein fitness 
functions obtained from said models for each candidate 
circuit are combined in evaluating the candidate circuit. 
17. The method of claim 15 wherein a candidate circuit is 
modeled at a single resolution during a single iteration, 
different candidates being assigned to of different 
l5 resolution levels during various iterations. 
18. The method of claim 17 wherein each candidate 
circuit is modeled at all levels of resolution within a finite 
number Of said iterations. 
19. The method of claim 17 wherein not all candidate 
circuits are assigned to a different resolution level model at 
each iteration. 
2o 
